

35972 U.S. PTO
10/046322

10/23/2001

TEC1089

P

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10046322	10/23/2001	257 438	678 ⁺	2812	P. CAO

**APPLICANTS: Gayet Philippe; Granger Eric;

BEST AVAILABLE COPY

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 09/320,201 05/26/1999 PAT 6,355,552

yes, PC

** FOREIGN APPLICATIONS VERIFIED:

FRANCE 98-06687 05/27/1998 yes, PC

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO
35 USC 119 conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		97-CC-240 DIV
Verified and Acknowledged Examiners's initials PC		
TITLE : Integrated circuit with stop layer and associated fabrication process		

U.S. DEPT. OF COMM./PAT & TM-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
Assistant Examiner		Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg	Figs. Drwg
Primary Examiner		Print Fig.	
PREPARED FOR ISSUE		Application Examiner	
TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)